

NAVAL SURFACE WARFARE CENTER **DAHLGREN DIVISION**



ELECTRIC WEAPONS

DAHLGREN

MISSION ENGINEERING & ANALYSIS

CYBER WARFARE ENGINEERING

NSWCDD; The Leader in Warfare Systems Development and Integration

CAPT Godfrey Weekes Commanding Officer

Mr. John Fiore, SES Technical Director



Publication Release ID: 5523 Distribution Statement A; Approved for Public Release; Distribution is unlimited.

Teradyne Technical Interchange Meeting

Functional test with FPGA AND MICROCONTROLLER

Teradyne 2018 Technical Interchange Meeting

Sid Fluhrer, Alliance Support Partners, Inc. Lin Yang, Alliance Support Partners, Inc. Robert J. Trahan, NAVSEA Keith J. White, NAVSEA



NAVAL SURFACE WARFARE CENTER Dahlgren Division

DAHLGREN | DAM NECK

Publication Release ID: 5523 Distribution Statement A; Approved for Public Release; Distribution is unlimited.

Teradyne Technical Interchange Meeting



Test Dilemma

- 4 circuit cards
 - 2 with NIOS processors
 - 1 with an STM32F4
 - All with FPGAs.
- Complex circuit cards simulation is not available to create test and diagnostics
- Need to create tests quickly that have good coverage and meaningful diagnostics.

Solution: Leverage Microprocessors and FPGAs to enhance tests



USE THE BUILD-IN SMART



FPGAs are ideal for wide variety of applications

- Each series of FPGA include different features, such as embedded memory, DSP blocks, high speed transceivers, high speed IO pins, etc.
- FPGA loads configuration into its configurable logic cells when first powered up.
 - Can be re-programmed with no changes to the hardware
 - Can implement logic structures in parallel
- MCU executes program loaded in its Flash memory
 - Can load different programs at run time.
 - Can execute instructions sequentially





In-system programming (ISP)

- When power is first applied, the FPGAs must be loaded with their configuration before the circuit card can function.
- Non-volatile memories are used to store FPGA configuration when power is off.
- A temporary configuration can be loaded into the FPGA that will be lost when power is removed.
- Both non-volatile memory and temporary configurations can be programmed through the JTAG interface using a USB POD or Di.





ISP – using DI or PODs

Di	USB POD
Programming routine in SVF format	FPGA manufacturers programming software
May need to reload pin memory if large amount of data needed	Should be close to device theoretical speed
Standard S9 tester hardware	Third party hardware built in ITA
No diagnostic message running SVF	Generate useful message during execution



Programming Pods







Platform Cable USB

- Programmer for Xilinx[®] PROM, FPGA and CPLD devices
- JTAG interface
- USB control

USB Blaster II

- Programmer for Altera[®] devices
- JTAG interface
- USB control

ST-LINK[®]

- Programmer for STM8 and STM32 family
- JTAG interface
- USB control

JTAG TO DEVICE, USB TO PC

[®]Xilinx is a registered trademark of Xilinx Corp., San Jose CA

[®]Altera is a registered trademark of Altera Corp., San Jose CA

[®]ST-Link is a registered trademark of STMicroelectronics International N.V.



Programming SOFTWARE





Quartus[®]

 Programmer for Altera devices

Note: <th

ST-LINK[®] Utility

- Supports S19, HEX and binary format
- Erase, program, view and verify

 Part of Xilinx ISE Design Suite

Programmer for

FPGA and **CPLD**

Xilinx PROM,

Xilinx iMPACT®

devices

OFFERS COMMAND LINE INTERFACE

[®]Xilinx iMPACT is a registered trademark of Xilinx Corp., San Jose CA
 [®]Quartus is a registered trademark of Altera Corp., San Jose CA
 [®]ST-Link is a registered trademark of STMicroelectronics International N.V.



Create programming command

XILINX iMPACT[®] and ALTERA Quartus[®] can create command file from GUI

setMode -bs setCable -port auto Identify attachflash -position 1 -spi "N25Q32" assignfiletoattachedflash -position 1 -file "C:/Production/1553B/1553Btest/Build/Xilinx_Runtime/CM_1553_FPGA_ITR3_1.mcs" Program -p 1 -dataWidth 4 -spionly -e -v -loadfpga quit

• ST-LINK[®] requires user to create BATCH file

C:\"Program Files"\ST-LINK Utility"\ST-LINK_CLI -Q -c UR JTAG FREQ=9000 -ME -P

C:\Production\1553B\1553Btest\Build\ST_Runtime\Functional_Test.hex

0x08000000

-V "after_programming"

> C:\Production\1553B\1553Btest\Build\ST_Runtime\Test.log

[®]iMPACT is a registered trademark of Xilinx Corp., San Jose CA

[®]Quartus is a registered trademark of Altera Corp., San Jose CA

[®]ST-Link is a registered trademark of STMicroelectronics International N.V.



Using Visual Studio's CreateProcess() to launch programmer in background. Use 'CREATE_NO_WINDOW' flag to suppress black command window. Wait for process to terminate before continuing. Collect messages to display on Test Studio console window.

> bSuccess = CreateProcess(NULL, szCmdline,// command line NULL,// process security attributes NULL,// primary thread security attributes TRUE,// handles are inherited CREATE_NO_WINDOW,// creation flags NULL,// use parent's environment NULL,// use parent's current directory &siStartInfo,// STARTUPINFO pointer &piProcInfo);// receives PROCESS_INFORMATION

• Get result of ISP programming

GetExitCodeProcess(piProcInfo.hProcess, &ExitCode)



Example Commands

Configure FPGA with IMPACT

impact -batch
C:\\Production\\1553B\\1553Btest\\Build\\Xilinx_Runtime\\1553B_U8_Tactical.c
md

S XII INX

ALL PROGRAMMABLE

• Run Quartus programmer Command File

quartus_pgm C:\\Production\\SM1553\\SM1553test\\Build\\Quartus_Runtime\\SM1553_FPGA _Erase.cdf



Run ST-Link Batch File

CMD /C C:\\Production\\1553B\\1553Btest\\Build\\ST_Runtime\\Tactical.bat

[®]Xilinx is a registered trademark of Xilinx Corp., San Jose CA

[®]Altera is a registered trademark of Altera Corp., San Jose CA

[®]ST is a registered trademark of STMicroelectronics International N.V.



Power cycle and live board with configuration/program

s 1553Btest - Teradyne TestStudio	
Ele Edit View Go Execution Iools Help	
	ONV 1178.1 (VG1552) FFGA TDI O.NGCY Checksum Test (K1553, FFGA TDI O.NGCY Checksum Test (K1553, FFGA TDI O.NGCY Checksum FASED. Measured: 6a506735a7ed8f2ec282293520b4ad2c. Expected: 6a506735a7ed8f2ec282293520b4ad2c Applement 26 J - VRATT B. OXISTOR (MC)
Iteme Links Properties Status Setup Help Image: Status Setup Help Image: Status Setup	<pre>Cd_103_Tra_lit_hime Cdeckems RASHD. Weakurdd Addor/Daredfreed/2020/Dic/Maddor/Daredfreed/2020/Dic/Maddor/Daredfreed/2020/Dic/Maddor/Daredfreed/2020/Dic/Maddor/Daredfreed/2020/Dic/Maddor/Daredfreed/2020/Dic/Maddor/Di</pre>
End of Test	Identifying chain contents'0': : Manufacturer's ID - Kilinx xofskif, Version : 4 INF0:IMFACT:1777 - Clear Print Save
Ide	Enter



I am alive!







HOW DO I EXECUTE TEST AND GET RESULT?

[®]Xilinx is a registered trademark of Xilinx Corp., San Jose CA [®]Altera is a registered trademark of Altera Corp., San Jose CA

[®]ST is a registered trademark of STMicroelectronics International N.V.



Programming SOFTWARE



FPGA now have test configuration

TCN INSTR IF D-MEM Nios[•]II D\$ EXP INT MMU MPU CNTR INTR Debug HW 1& D TRCE JTAG DEBUG BP TRCE PORT



Communicate thru NIOS[®] terminal

Communicate thru Open OCD

Use Di to provide IO control, and acquire

Same as any digital test

MORE COMPLICATED

[®]Xilinx is a registered trademark of Xilinx Corp., San Jose CA [®]NIOS is a registered trademark of Altera Corp., San Jose CA

Communication with NIOS Processor

- Using the NIOS[®] terminal to display messages from MCU
- FPGA based NIOS[®] processor had a very small memory to store test program. Created many small test programs that could be loaded and then executed out of internal FPGA memory.





NIOS Terminal capture routine

- Using CreateProcess() to launch NIOS[®] Terminal in background.
 - Use 'CREATE_NO_WINDOW' flag to suppress black command window.
 - Collect messages to display on Test Studio console window
 - Wait for MCU to send pass fail status
- Test Studio will terminate process when status is received
- Example: running memory test

CMD /C C:\\altera\\13.0sp1\\nios2eds\\\"Nios II Command Shell.bat\" nios2-download -g /cygdrive/c/Production/SM1553/SM1553test/Build/Quartus_Runtime/MemTest.elf

[®]NIOS is a registered trademark of Altera Corp., San Jose CA



NIOS TERMINAL OUTPUT

Example Test Studio Console Window

SM1553test - Teradyne TestStudio	73 ConsoleWin
_Ele Edit View Go Execution Iools Help	4.2.12.2 Memory Test Set Utility bit UB16, UB17, UB18 and UB19 ON for SM1553 Using cable "USB-BlasterII [USB-1]", device 1, instance 0x00 Pausing target processor: OK Initializing CPU cache (if present) OK
SM1553 Tests Install Fixture Fixture Selftest Install UUT Test Setup Instructions SOFTests Fixture Continuity Shorts Opens Initialize Functional Test 4.2.4 ANALOG IN-CIRCUIT 4.2.5 POWER SUPPLY TESTS SCAN Test Erase Configuration Memory TAPIT 4.2.7 REST TEST 4.2.12.6 Eight Bit COM TEST 4.2.12.2 Memory TEST 4.2.12.2 Memory TEST 4.2.12.10 MIL-STD-1553 TEST 4.2.12.10 MIL-STD-1553 TEST 4.2.12.13 MInterface TEST End of Test	Verifying 00000000 (0 %) Verifying 00000000 (0%) Verified 0K Indef-terminal: 000nected to hardware target using disk of the indef of th
Idle	

Communication with MCU – Open OCD

The Open On-Chip Debugger(OCD) is going to run as a daemon process on a host PC, making use of a JTAG compliant hardware interface that connects to the target system



Semi-hosting for processor messages

Semihosting enables code running on an ARM target to communicate and use USB on tester PC running OpenOCD

- Code need to compiled with semihosting enabled
- OpenOCD need to have semihosting enabled





- SOIC processor, STM32F4, had large flash memory for test program storage. Loaded one large program that could handle all tests.
- Used OPENOCD to modify a register value to select which test to run.

sprintf (ConsoleCmd, "%s %s %s %s %s %d %s %s %s %s", GDB EXECUTABLE, "-ex \"target remote localhost:3333\"", // Connect GDB Server to ST-Link "-ex \"monitor arm semihosting enable\"", // Enable Semihosting "-ex \"monitor reset halt\"", // Reset and then Halt the processor "-ex \"monitor reg r12", test num, "\"", // Register r12 = 'test num' "-ex \"monitor resume \"", // Start Program execution "-ex \"disconnect\"", // Disconnect GDB Server from ST-Link "-ex \"quit\""); // Quit GDB Server if (TsTerminal Run ST Link(ConsoleCmd) != TS TERMINAL SUCCESS) set cfail (TRUE); return(BAD 4B);



EXAMPLE TPS Output

Example Test Studio Console Window

<pre>in Ext User is Equation Tools their in the first their is the init is th</pre>	🗜 1553Btest - Teradyne TestStudio	T3 ConsoleWin	\times
Image:	Ele Edit View Go Execution Tools Help		
Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properties Status Setup Help Image: Difference of the properise Status Setup Help	🎦 😅 🗐 😓 😰 🐇 🗈 🖻 🛱 端 😕 🕩 🕪 🕨 🕨 🕨 🕨 🕨 🖿 💷 👘 🖄 🔊		
Relay TEST System Bus TEST Software Load TEST End of Test End of Test List Failing Pins V Detailed Messages	Install Constructions Image: Status Image: Status<	Memory Test ST_Micro> 1553B Funtional Test Program Version 1.0 ST_Micro> System clock: 18000000 Hz ST_Micro> SRAM Test Passed SRAM Memory Test PASSED ST_Micro> SSAB Test Passed SRAM Memory Test PASSED ST_Micro> System clock: 180000000 Hz ST_Micro> System clock: 18000000 Hz ST_Micro> SRAM Test Passed SDRAM Memory Test PASSED ST_Micro> SDRAM Test Passed SDRAM Memory Test PASSED ST_Micro> System clock: 18000000 Hz ST_Micro> System clock: 18000000 Hz ST_Micro> System clock: 18000000 Hz ST_Micro> I553 Funtional Test Program Version 1.0 ST_Micro> System clock: 18000000 Hz ST_Micro> I553 Funtional Test Program Version 1.0 ST_Micro> System clock: 18000000 Hz ST_Micro> I553 Controller #2 (U11) Memory Test Passed 1553 Controller #2 Memory Test PasseD PASSED Memory Test Disconnecting all Keithley instruments! Elapsed Test Time (minutes): 0.477	
Image: Base of the second s	Relay TEST ISS Controller TEST System Bus TEST Arbitration Bus TEST Arbitration Bus TEST Tactical TEST End of Test	Test Result: PASSED	



Example Open OCD log File

📕 st_micro.log - Notepad	
<u>File Edit Format View H</u> elp	
Open On-Chip Debugger 0.8.0 (2014-05-02-12:11) Licensed under GNU GPL v2 For bug reports, read	
http://openocd.sourceforge.net/doc/doxygen/bugs.html none separate	
Info : This adapter doesn't support configurable speed Info : STLINK v2 JTAG v25 API v2 SWIM v4 VID 0x0483 PID 0x3748	
Info : using stlink api v2	
Info : stm32f4x.cpu: hardware has 6 breakpoints, 4 watchpoints	
Info : accepting 'gdb' connection from 3333 Info : device id = 0x20016419	
Info : flash size = 2048kbytes semihosting is enabled	
target state: halted	
target halted due to debug-request, current mode: Thread	
r12 (/32): 0x00000001	
Info : dropped 'gdb' connection ST_Micro> 1553B Funtional Test Program Version 1.0	
ST_Micro> System clock: 180000000 Hz	
ST_Micro> Running SRAM Test ST_Micro> SRAM Test Passed	
Info : accepting 'gdb' connection from 3333	
semihosting is enabled target state: halted	
target halted due to debug-request, current mode: Thread	
r12 (/32): 0x00000002	
ST_Micro> 1553B Funtional Test Program Version 1.0	
ST_Micro> System clock: 180000000 Hz	
ST_Micro> Running SDRAM Test	
Info : accepting 'gdb' connection from 3333	
semihosting is enabled	
target halted due to debug-request, current mode: Thread	
xPSR: 0x01000000 pc: 0x080002dc msp: 0x20030000, semihosting r12 (/32): 0x00000003	
Info : dropped 'gdb' connection	
SI_Micro> System clock: 180000000 Hz	
ST_Micro>Running 1553 Controller #1 (U12) Memory Test ST_Micro> 1553 Controller #1 (U12) Memory Test Passed	
Info : accepting 'gdb' connection from 3333	
semihosting is enabled	
target halted due to debug-request, current mode: Thread	
xPSR: 0x01000000 pc: 0x080002dc msp: 0x20030000, semihosting r12 (/32): 0x00000004	
Info : dropped 'gdb' connection	
ST_Micro> System clock: 180000000 Hz	
ST_Micro> Running 1553 Controller #2 (U11) Memory Test ST_Micro> 1553 Controller #2 (U11) Memory Test Perced	
Info : accepting 'gdb' connection from 3333	
target state: halted	
xPSR: 0x01000000 pc: 0x080002dc msp: 0x20030000, semihosting	
shutdown command invoked	

Teradyne Technical Interchange Meeting



Tactical Configuration

- Firmware loaded after the UUT is verified and ready for deployment
- Provided by customer
- Test Configuration
 - Firmware specifically designed to test all UUT functions
 - Provided by customer
- Custom Test Configuration (1 out of 4 in this test case)
 - When no test configuration was provided by customer
 - Tactical configuration is not well documented to be used
 - If the circuit card is primarily an FPGA surrounded by simple support circuitry, creating a test configuration is best



- Access to FLASH memory was through FPGA only.
- Initially FPGA created a direct connection to FLASH memory. Di had to generate the programming sequence for every memory location written. The Di pin memory load time overhead made the programming time too long!
- FPGA was modified to perform programming sequence. All the Di had to do was apply the address and data to the FPGA and wait for it to finish writing to the FLASH memory. This change reduced the FLASH memory programming time from 20 to 5.1 minutes.



Test case – custom configuration control

- FPGA was surrounded by simple support logic. This logic was divided into 13 logic blocks that required no more than 6 control signals.
- The FPGA only had 10 direct connections to a Di channel. Custom FPGA configuration was created that would route 6 of these channels to the logic block control signals. The remaining 4 channels were used to select which logic block would be tested.
- Response of the selected logic block was measured on a connector pin with Di access, or routed back through the FPGA and then back out onto the Data bus.
- The 10 direct FPGA connections were previously tested with boundary scan.



Use the FPGA vendor's development tool to create FPGA design





- 3 circuit cards were Microprocessor based.
 - Tactical source code was provided in C++ / Assembly / ADA
 - Design verification source code was provided in C++
- Existing source code was used to determine base address of control registers, peripheral configuration.
 No design documentation was provided
- Design verification code was reused in functional test.



- Altera FPGA uses external SRAM to store tactical software
 - How do you test the SRAM that is storing the program?
 - If SRAM is bad, other part of the circuit cannot be tested





- The NIOS processor Altera FPGA had small internal memory.
- Write SRAM memory test that can fit in the internal SRAM
- Can also break up functional test sequence into smaller chunks
- Load individual test and then execute.



Eclipse IDE

Eclipse Workspace

Eclipse_Workspace - C/C++ - Eclipse		
Eile Edit Source Refactor Navigate	e Se <u>a</u> rch <u>P</u> roject <u>R</u> un <u>W</u> indow <u>H</u> elp	
📑 🕶 📰 🐚 🏵 🕶 🚳 💌 🗟 👟	\$ <u>₩</u> !@▼@ ▼ @▼@ ▼ !\$ * ▼ 0 ▼ 9 ; ▼9 ; ▼9 ; # <i>0</i> //* ! <i>#₽</i> 0 0 0 : <u>0</u> ▼0 ▼ 0 ▼ 0 ▼	Quick Access 🛛 😰 🛙 🔤 🎋
Image: Source Kelacyo gavigate Image: Source Kelacyo gavigate <td< th=""><th><pre>> setup Project put Pundow Perp >> @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @</pre></th><th>Quick Access : C Cutine 33 Docum. O Build T. Tak List C S Stdioh S stdioh S stdiagh S stdiagh</th></td<>	<pre>> setup Project put Pundow Perp >> @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @ ~ @</pre>	Quick Access : C Cutine 33 Docum. O Build T. Tak List C S Stdioh S stdioh S stdiagh S stdiagh
	4	b l
Functional_Test		

Teradyne Technical Interchange Meeting





Teradyne Technical Interchange Meeting