

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

ALLIANCE SUPPORT PARTNERS, INC. DAVID GUINN (DAVID.GUINN@ASP-SUPPORT.COM) LIN YANG (LIN.YANG@ASP-SUPPORT.COM) HANS ASHLOCK (HANS.ASHLOCK@ASP-SUPPORT.COM)



- Obsolete Equipment
 - Over 30 years old
 - Difficult to Maintain

Continued Coverage Required

UUTs used in critical plant safety control



SOLUTION



NEW TESTER NEW ITA REHOSTED TPS







Old ITA



New ITA



- Reverse Engineering "Forensics"
- •Hand-drawn personality cards – not 100% accurate
- •Photo of hardware to reverse engineer
- •No GenRad 2235 tester hardware reference document





NEW ITA – "ALL IN ONE"

Multiple UUT insertion positions + cables





PCB based personality card

- Incorporate signal switching
- Eliminate wiring errors
- Add accessibility for debug







- 47 Test Programs on 8 inch floppy
- Customer does not have all UUT design specification
- Customer has no in-house knowledge of existing GenRad tester or the TPS



TPS REHOST



1. TPS TRANSLATOR

2. EMULATE GENRAD BEHAVIOR

3. ADD NEW TESTS



HOW DID WE IMPLEMENT THE TRANSLATOR?

- Use GNU Tools
- Flex
 - A fast lexical analyzer generator
 - It is a GNU tool for generating programs that perform pattern-matching on text
 - <u>http://flex.sourceforge.net/</u>
- Bison
 - General-purpose parser generator
 - <u>http://www.gnu.org/software/bison/</u>

		Main Language	Settings Sett	1000					
			Main Language Settings Settings						
quage Translator	the latter has a	File to tran Select Lar Save to file	nslate: nguage: e:	C:\Users\Dave\Desktop\Dav Auto Detect	d\Work\Customers\E d\Work\Customers\E	Select File Add Language Select File			
nguage Settings Settings				Add Legacy Code	Experimental G(OTO Converter			
oken	functionname	parameters 🔺		O No Legacy Code					
UNC_CLOCK	ClockPin	(PIN_\$1,\$2		Translate					
UNC_SYNC	SetModeSync();		Test(LIN	E):					
UNC_BROADSIDE	SetModeBroadside();		0 REM PAT	TERN 3					
UNC_SKEW	SetModeSkew();		0 IL 38,32,2	3 6.20					
UNC_VOLTAGE_OFF	TumAllVoltageOff();		Rate(PIN_IL	PIN_38):					
INC_SPECIAL_MONITOR	SpecialXFunctionMode(LINE);		Rate(PIN_IL	,PIN_32); ,PIN_26);					
UNC_SIG	Signature();		Rate(PIN_IL	.PIN_20);					
UNC_ESIG	EndSignature();		Rate(PIN_II	I.PIN_40);					
UNC_ISIG	InitSignature();		Rate(PIN_II)	I.PIN_34); I.PIN_28);					
UNC_WAIT	Wait	(\$1);	Rate(PIN_II	I.PIN_22);					
UNC_ENDTEST	EndTest();		0 OL 12,10, Rate(PIN 0	8,6; X L PIN 12):					
UNC_INPUT	Input()		tate(PIN_O	L.PIN_10):					
UNC_PROGRAM_VOLTAGE	ProgramVoltage	(\$1,\$2);	Rate(PIN_O Rate(PIN_O	L.PIN_8); L.PIN_6);					
REATE_VARIABLE	int \$1	= \$2;	_Pattern();	E					
REATE_ARRAY	int \$1[\$2];		D REM PAT	TERN 4					
_ARRAY	\$1[\$2] = \$3;	=	PATTERN	4					
)R_LOOP_START	for(\$1\$2 <= \$4; \$2+=\$5)		0 IH 36,30,2			-			
OR_LOOP_END	}			Compare					
_START	if(\$1 == \$2)								
_END	}								
UNC_ANS	Ans								
JNC_ASIG	AlwaysSignature();								
UNC_ASS	Ass								
UNC_BANK	Bank								
NC_BDP	Bdp	(\$1);							
NC_BIP	Вір	(\$1);							



WHY DID WE HAVE SO MANY "OOPS"?

- No 8-inch floppy drive, so rehosted from paper copy
 - TPS were printed on paper with dot matrix printer ... years ago
- TPS code on printout was scanned and ran thru "OCR" (optical character recognition)
- OCR is not perfect!
- Human inspectors multiple of them are required! Multiple passes too!



47 Test Programs on 8 inch floppy





- Timing Differences
- Execution Differences
- Power Differences





GenRad

- Interpretive Language: commands executed as they are read
- Timing between test states is the time it takes the CPU to read, parse and then execute a test command
- Apply digital stimulus one pin at a time with a ~32us gap before it can drive the next input pin

• Di –Series

- Precise, repeatable digital stimulus and measurements independent of PC
- Drive all stimulus pins in the same state all at the same time
- Dynamic Mode; Set TSET period to 40us

E	xample: IL	5,40,46				
Name Pin_5 Pin_40 Pin_46	20 us/Div	Genrad drives Pin 40	33us Genrad	Name Name Pin_5 Pin_40	20 us/Div	
		GenRad	0.027.0.10		Di-Series	



- Digital circuit
 - The logic circuits outputs are dependent on their input(s) and respond "immediately" when the input changes
 - Both testers use the same 10us timing to test the output giving the logic circuits ample time to change their output
- Verified with several typical logic test setup

Pin 42





Analog circuit

- Typical analog circuits in this project use logic circuits to directly control the analog circuit's input
- Allows each tester to use digital stimulus to control the analog circuits with precise timing



Di-Series Card results showing

- pin 40 driven high
- waiting 15ms
- driving pin 40 low
- causing the input into the 20ms latch to go low



TIMING DIFFERENCES – CLOCK IS SPECIAL

- Genrad digital commands execute in 40 microseconds
- CLOCK statement toggles at its own timing
 - CLOCK timing not documented
 - Verified GenRad's Clock is a fixed pattern 8us high and 8 us low

- Add second timing set on Di-Series to be assigned to clock pins
- TSET 0 is set to 40us period while TSET 1 is set to 8us. Whenever the setClock() function is called the TSET is changed from 0 to 1

EXECUTION DIFFERENCES

- Di-Series
 - Load up the patterns and then execute dynamic burst
- GenRad executed statement by statement
 - Patterns are not preloaded
 - Decision making in the middle of a pattern is part of timing
 - The X statement is part of the timing

- Insert patterns to account for GenRad decision making delay
- At X statement, insert extra pattern

TESTER POWER DIFFERENCES

- GenRad
 - Power supply had a hardcoded/hardware current limit of 20mA
 - Tester can drive 500mA per channel
 - Test was designed to turned on the digital channels to provide extra power when the board needed it
- S9100 Tester
 - Power supplies current limit can be programmed
 - Di-Series drives 80mA



- Removed code using digital channel to assist power-up board
- Set the power supply current limit based on the UUT design specification



NEW TEST CAPABILITIES

Added Additional tests

- Shorts and Opens Tests
- Current Limiting Tests
- Voltage Measurement
- Improved Test Diagnostics
 - Detailed Failure Information
 - Improved Component Failure Information





INTEGRATION - PUTTING IT ALL TOGETHER

- Pieces to Integration
 - Translated Test Program Code
 - Test Studio TPS Project
 - Added Tests
- Test with Simulation
 - Test the lower level implementation
 - Test Drivers



TPS TRANSLATED



INTEGRATION & VALIDATION



WELCOME TO ILLINOIS







- ITA design review
- Translator validation
- Each TPS source code compare / Validation
 - Don't take the engineer(s)' word for it
- ITA self test
- Passing known good boards
- Fault insertion and detection
 - Prove it can catch faults
 - Demonstrates failure logging
- Hands-on customer training





VALIDATION CHALLENGES

- Known Good Boards are Hard to Come By
- Timing Matters
- Test Results Not Correlating Between Testers
- UUT Configured Improperly
- Fault Inject Issues





- Some boards were at unknown states
- Some boards required calibration
- Some boards identified incorrectly (labeled wrong)
- Some boards with components out of spec



- Supposed to be 0.47uF, but on the board was a 0.61uF
- Caused timing problem





- Spectrum test execution is too fast for the UUT to keep up
- GenRad system is slow enough not to see this problem
- UUT design specified the requirement of minimum settling time between test bursts

Resolution

 Add a delay of 30ms delay to comply with UUT specification of 3% max duty cycle on the line



TEST RESULTS NOT CORRELATING BETWEEN TESTERS

- One variant of UUT failed on Spectrum, but passed on GenRad
- Power input fluctuates on the Failed UUT
- UUT Drawing Power from DI Cards
- Related to Power Differences Mentioned Earlier
- Drive Monitor Pin Failure Only

Resolution

Change Drive Monitor to Drive Only on the failed pin



UUT BOARD NOT CONFIGURED PROPERLY

- Compared similar RC circuit between failed UUT and a passing UUT; computed the capacitive value
- Concluded the adjustable resistors on the failed UUT were not set to the correct values and need to be adjusted to values similar to the passing UUT's resistor values







- Default state of channels matters
 - On the GenRad tester, the tri-stated pins drift HI
 - On the DI, the tri-stated pins were pulled to VCOM, in this case were set to LO

- Match the GenRad behavior and fail the same pin under the fault injection condition
 - Modified the tester initial setup to ensure the proper pin is pulled up to HI when it is not driven
 - This modification done in the Shared Emulation Library
 - No re-translation required

BOARD POWER OFF – BOARD STILL RUNNING!?

- Board power off but charged by capacitors
- GenRad does not meet board specification
- Complying caused pass when it should fail

Resolution

- SOF test will catch the missing fuse before executing functional test
- White paper to document the difference
- Leave Spectrum test as it





- The problem
- The solution
- Implementation
- Debug and Validation
- Lessons Learned





- TPS rehost means "Matching" the old tester, for better or for worse
- We have to prove the tests are equivalent for both systems
- Emulating lower performance hardware is harder than you think
- White papers! A lot of them!

"The Customer [Tester] is Always Right!"

HOW DO WE THINK ABOUT OUR APPROACH?

- TPS translator is an adaptive learning process
 - Existing GNU tools make this easier
 - Development takes longer than expected because of continuous improvement
- TPS translator + Tester Emulation is efficient for multiple TPS Rehost
 - Provided traceability
 - Provided consistency across all TPS
 - Provided easy code change
- TPS translator can't replace people (yet!)
 - There are always special conditions
 - Hands-on tester characterization required







THANK YOU



ENCORE - BONUS SLIDE

TIMEDLY2 Failure 3a - Pin 70 GND

<u>00</u>	PIN_INTLK1 (remove)	PIN_INTLK2 (remove)	PIN_69 (remove)	PIN_CARDSE (remove)	PIN_DATAOU (remove)	PIN_DATAIN (remove)	PIN_ECHO (remove)	PIN_TESTPL (remove)	PIN_A0 (remove)	PIN_64 (remove)	PIN_SELACK (remove)	PIN_62 (remove)	PIN_CLOCK (remove)	PIN_COMPAR (remove)	PIN_A1 (remove)	PIN_58 (remove)	PIN_A2 (remove)
0	ML	IOX	IOX	MH	IOX	мн	IOX	мн	MH	IOX	IOX	IOX	мн	ML	мн	IOX	MH
1	ML	OL	IOX	MH	IOX	МН	IOX	MH	MH	IOX	IOX	IOX	MH	ML	MH	IOX	MH
2	ML	IOX	IOX	MH	IOX	МН	IOX	MH	MH	IOX	IOX	IOX	MH	ML	MH	IOX	MH
3	ML	IOX	IOX	ML	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
4	ML	OL	IOX	ML	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
5	ML	IOX	IOX	ML	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
6	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
7	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
8	ML	OL	IOX	мн	IOX	ML	IOX	ML	ML	IOX	OL	IOX	ML	мн	ML	IOX	ML
9	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
10	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
11	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
12	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
12	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
14	ML	OL	IOX	мн	IOX	ML	он	ML	ML	IOX	OL	IOX	ML	мн	ML	IOX	ML
15	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
16	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
17	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	MH	MH	ML	IOX	ML
18	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
19	ML	IOX	IOX	MH	IOX	MH	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
20	ML	IOX	IOX	мн	IOX	мн	IOX	ML	ML	IOX	IOX	IOX	мн	мн	ML	IOX	ML
21	ML	IOX	IOX	MH	IOX	МН	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
22	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
23	ML	IOX	IOX	MH	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	MH	MH	ML	IOX	ML
24	ML	IOX	IOX	мн	IOX	ML	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
25	ML	IOX	IOX	МН	IOX	MH	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
26	ML	IOX	IOX	мн	IOX	мн	IOX	ML	ML	IOX	IOX	IOX	мн	мн	ML	IOX	ML
27	ML	IOX	IOX	МН	IOX	мн	IOX	ML	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
28	ML	IOX	IOX	мн	IOX	МН	IOX	мн	ML	IOX	IOX	IOX	ML	мн	ML	IOX	ML
29	ML	IOX	IOX	мн	IOX	MH	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
30	ML	IOX	IOX	мн	IOX	МН	IOX	ML	ML	IOX	IOX	IOX	ML	ML	ML	IOX	ML
31	ML	IOX	IOX	мн	IOX	мн	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML
32	ML	IOX	IOX	мн	IOX	мн	IOX	ML	ML	IOX	IOX	IOX	мн	мн	ML	IOX	ML
33	ML	IOX	IOX	MH	IOX	MH	IOX	ML	ML	IOX	IOX	IOX	ML	MH	ML	IOX	ML

SHAMELESS PLUG – JOIN ASP'S WIKI



www.asp-support.com/wiki